Project: div10

div10byte.v

module div10byte(input [7:0] num, output [11:0] bcd);

wire [7:0] s1, s2;
wire [3:0] ten = 4'd10;
ip_divide u1(.denom(ten),.numer(num),.quotient(s1),.remain(bcd[3:0]));
ip_divide u2(.denom(ten),.numer(s1),.quotient(s2),.remain(bcd[7:4]));
assign bcd[11:8] = s2[3:0];
endmodule

Quartus Compilation Summary

fit.summary

Fitter Status : Successful - Mon Oct 17 20:52:32 2011
Quartus II Version : 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition
Revision Name : div10
Top-level Entity Name : div10byte
Family : Cyclone II
Device : EP2C35F672C6
Timing Models : Final
Total logic elements : 28 / 33,216 ( < 1 % )
    Total combinational functions : 28 / 33,216 ( < 1 % )
    Dedicated logic registers : 0 / 33,216 ( 0 % )
Total registers : 0
Total pins : 20 / 475 ( 4 % )
Total virtual pins : 0
Total memory bits : 0 / 483,840 ( 0 % )
Embedded Multiplier 9-bit elements : 0 / 70 ( 0 % )
Total PLLs : 0 / 4 ( 0 % )

tan.summary

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 17.051 ns
From           : num[7]
To             : bcd[6]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------